Network-on-Chip (NoC) architecture is emerging as a practical interconnection architecture for future systems-on-chip products. In this paper, an energy-efficient static algorithm which optimizes the energy consumption of task communications in NoCs with voltage scalable links is proposed. In order to find optimal link speeds, the proposed algorithm (based on a genetic formulation) globally explores the design space of NoC-based systems, including network topology, task assignment, tile mapping, routing path allocation, task scheduling, and link speed assignment. The experimental results demonstrate that the proposed design technique can reduce energy consumption by an average of 28% over existing techniques.
INTRODUCTION
Network-on-Chip (NoC) architecture has recently been proposed as a practical interconnection architecture for systems-on-chip (SoC) products. 1 2 NoCs are especially useful in overcoming complex on-chip communication problems, by providing a more structured and modular network interface. Network electrical parameters can be well controlled and optimized, since networks are structured and wired beforehand, making it possible to use aggressive signaling circuits, therefore significantly reducing power dissipation and propagation delay. A standard interface between modules facilitates reusability and interoperability.
As presented in Figure 1 (a), an NoC-based system is typically divided into regular tiles, where each tile might be a programmable microprocessor, an ASIC, or a FPGA. Instead of being connected by dedicated wires, each of these tiles is connected to an interconnection network that routes packets between tiles. As presented in Figure 1 (b), the router in NoCs consists of input and output links, buffers and a crossbar switch.
In NoC-based systems, on-chip networks consume a substantial portion of system power budget. For example, the on-chip network of the MIT Raw microprocessor, which has 16 tiles, consumes 36% of the total chip power. 3 In the Alpha 21364 processor, 20% of the total chip power is consumed by the router and links. 4 A promising low-power technique for energy-efficient NoCs is to scale the speeds of the communication links with the corresponding voltage level. 5 As with CPU dynamic voltage scaling, the link communication energy has a quadratic dependency on link speed. By adjusting the link speed based on identified idle communication intervals, a significant amount of communication energy can be saved without significant degradation in communication performance.
Two kinds of speed scaling techniques exist. The first is an on-line scheme, which adjusts the communication speed dynamically, based on variations in the run-time communication traffic. The other is an off-line scheme, which assigns an appropriate fixed communication speed to each link statically, based on the communication patterns of target applications. The off-line scheme is better suited to real-time applications, since system designers are able to predict communication delays at design time. In addition, the off-line scheme does not result in run-time overhead, which is indispensable to the on-line scheme. There are two kinds of run time overheads in the on-line scheme. The first is the communication traffic monitoring overhead required to determine an appropriate link speed. The second is the link voltage scaling overhead required for adjusting the operating voltage. For example, based on the multi-level DVS link model which supports ten discrete frequency levels and corresponding voltage levels in Ref. [5] , the latency of voltage (frequency) transition between adjacent levels is set to 10 s (100 link clock cycles).
In this paper, an off-line link speed assignment algorithm for energy-efficient NoCs with scalable voltage links is proposed. Given the task graph of a periodic real-time application, the proposed algorithm assigns an appropriate communication speed to each link, minimizing the energy consumption of NoC-based systems while guaranteeing the timing constraints of the real-time application. In addition, the proposed algorithm turns off links statically, when no communications are scheduled, so that the leakage power of an interconnection network can be saved. (The leakage power consumption can be a significant power consumer. For example, 21% of the total power consumption in 0.07 m technology is caused by leakage current. 6 )
As with other multiprocessor-based systems, the design flow of NoC-based systems involves several (interacting) steps, of which link speed assignment is the final step. In a typical multiprocessor system, the design flow includes two key steps, task assignment and task scheduling. Given a task graph with design constraints (e.g., the execution time and the power consumption) and processing elements (PEs), each task is first assigned to an appropriate PE (task assignment). Then, each task is scheduled for execution within the PE (task scheduling). However, in NoC-based systems, two additional steps are necessary, tile mapping and routing path allocation. The tile mapping step maps a PE to one of the tiles in an NoC-based system. The routing path allocation step determines communication paths between tiles. For example, if an NoC-based system has sixteen PEs, as presented in Figure 1(a) , it is required to decide which tile each PE will be located. If data has to be transferred from tile t 1 to tile t 16 , then the switches among s 1 s 16 that forward the data, must be determined. (In this paper, the term network assignment is used to refer to both the tile mapping and routing path allocation steps.)
In an NoC-based system, design decisions made in the network assignment step, as well as the task assignment and the task scheduling steps, can significantly affect the communication speed of each link, because communication traffic patterns vary according to the result of the design steps. Therefore, in order to make an NoC-based system energy-efficient, each step should be taken with the awareness of its implication for energy consumption in links.
For example, consider the task graph G presented in Figure 2 (a) with a period set to 400 time units. In this example, the tasks 1 , 2 , 3 , and 4 are assumed to be Figure 2 (b), where each number on a link indicates the corresponding communication cost, i.e., the total amount of data transfers for the link.
Assuming that the routing paths are allocated by the XYrouting algorithm, 7 packets are first routed along the X-axis. When a packet reaches the column under which the destination tile is located, it is then routed along the Y-axis. Therefore, the communication cost of the network assignment NA 1 is 90. However, if tile mapping is changed to the network assignment NA 2 (as presented in Fig. 2(c) ), the communication cost is reduced to 70. Therefore, it can be said that the network assignment NA 2 has greater energyefficiency than NA 1 because NA 2 requires less energy to satisfy the application's communication requirements. Now let us consider how to assign the communication speed of each link in the network assignment NA 2 . If the task 3 has a hard deadline, then the link from tile 1 to tile 2 should have a high speed (2 Gb/s) connection, this is because the link is on the critical path; therefore, it must transfer the data between 2 and 4 as well as between 2 and 3 . This suggests that the network assignment NA 2 could be improved so that the critical path does not share links with non-critical paths. Therefore, routing path allocation should be performed with awareness of its effect on link speed scaling.
If the routing path of the edge ( 2 , 3 ) in NA 2 is changed from tile 1 → tile 2 → tile 4 to tile 1 → tile 3 → tile 4 , the network assignment NA 3 is obtained, as presented in Figure 2( In this paper, it is demonstrated that the existing design algorithm for NoC-based systems is inappropriate for systems with voltage scalable links, and a novel optimization algorithm (based on a genetic formulation) is proposed, which explores the overall design space efficiently. The experimental results demonstrate that the proposed design algorithm can reduce energy consumption by an average of 28% compared with the existing algorithm.
The subsequent sections of this paper are organized as follows. In Section 2, the related work on NoCbased design techniques is briefly reviewed. The overall design flow and problem formulation is presented in Section 3. The detailed design techniques are described in Section 4. Experimental results are presented in Section 5. Section 6 concludes with a summary and directions for future work. 4 Kim and Horowitz 5 proposed variable-frequency links, which can track and adjust the voltage level to the minimum supply voltage as the link frequency changes, thus reducing the power dissipation. The variable-frequency link dissipates power varying from 21 mW at 1 Gb/s to 197 mW at 3.5 Gb/s, providing a potential 10X improvement in power.
RELATED WORKS
Based on the variable-frequency links proposed by Kim et al., 5 Sang et al. 4 developed a history-based dynamic voltage scaling (DVS) policy which adjusts the operating voltage and clock frequency of a link according to the utilization of the link and the input buffer. Soterious et al. 9 proposed a simple dynamic power management technique for communication links based on the communication traffic variance, in order to reduce leakage power consumption. Worm et al. 10 proposed an adaptive lowpower transmission scheme for on-chip networks. They minimized the energy required for reliable communications, while satisfying QoS constraints by dynamically, varying the voltage on the links.
Unlike these existing techniques, that are all on-line schemes, the proposed technique is an off-line technique which assigns the appropriate constant speed to each link. The information on communication patterns from a task graph is exploited. Several researchers tackled a similar problem. There have been off-line scheduling techniques for combined voltage scaling of processors and communication links. 14 15 However, the target system is not an NoC-based system, thus these techniques did not address the network assignment problem.
Hu et al. 11 proposed a network assignment algorithm which is designed to minimize the dynamic power consumption by reducing the communication traffic. Marcon et al. 12 improved Hu's algorithm by considering the communication dependency in addition. Ogras et al. 13 proposed the optimization technique for communication architecture. However, they did not address the issue of link speed scaling, but only the network assignment problem, assuming task assignment and task scheduling had been completed. Lei and Kumar 16 have also used the communication patterns of a task graph in tile mapping. However, the objective of the algorithm was to find tile mapping that minimizes the overall execution time of the task graph.
OVERALL DESIGN FLOW FOR
NoC-BASED SYSTEMS
Specification and Architectural Model
A periodic real-time application is represented as a task graph (TG) G = V E , which is a directed acyclic graph, where V is the set of tasks and E is the set of directed edges between tasks. In G, each directed edge e i , j represents a precedence relationship between i and j . That is, e i , j means that the task i must complete its execution before task j starts its execution. (For descriptive purposes, e i , j will be denoted by e i j .) The period of the task graph G is denoted by period(G . A task i in G may have a deadline d i , which must be met to ensure correct functionality of the application. Each edge e i j is associated with a value w e i j , which indicates the amount of communication data required between i and j , in the case that i and j are allocated to different PEs. Figure 2 (a) presents an example of a task graph. Each edge e has a value of w e , and the task 3 has a deadline.
Although the proposed design technique can support NoC topology selection, it is assumed that the regular tilebased mesh NoC architecture such as Figure 1 is the set of links between tiles. Tiles are assumed to have the same area . The link between t i and t j is denoted by i→j . The notation src( i→j and dst( i→j is also used to represent the source and destination of i→j , respectively. For a link i , W i indicates the total amount of data transferred across the link. The set of PEs is denoted as R = r 1 r n , where r i indicates the i-th PE. It is assumed that the number of PEs and the number of tiles are the same, i.e., R = T . Each tile has associated coordinate values, t i x and t i y which specify row and column. In this paper, t i x and t i y are set to be the quotient and the remainder of i − 1 /m, respectively.
Problem Formulation
For a given task graph G = V E , an initial step assigns each task in G into one of the available PEs. The function V → R is used to represent this task assignment step. The task assignment affects the total communication load because only the tasks assigned into different PEs generate communication loads. Each PE is then assigned to one of the tiles in an NoC-based system. The function R → T is used to represent this tile mapping step. The mapping also affects the total communication load because the distances between tiles have changed. The routing path between tiles is then allocated, and the function E → P is used to denote this routing path allocation step, where P is the set of link sequences. After the routing path allocation, W i is set for all i in L to be ∀ e j i ∈ e j w e j .
In this paper, only the static minimal-path routing algorithm is considered, because it is more suitable for an on-chip network and generates less communication traffic than non-minimal routing paths. The routing path allocation step does not affect the total communication load because only the minimal routing path is considered. However, since the allocation affects the communication load of each link W , it also affects the speed of the links. The task scheduling step determines the execution order of tasks assigned to the same PE. Since the task scheduling step converts the task graph G to G by inserting additional edges, it is described with the function O G → G . Because the communication delay between tasks must be known for task scheduling, the tile mapping and the routing path allocation steps are executed first. The link speed assignment step decides the clock speed of each link in reducing the energy consumption, by utilizing what would otherwise be slack time. The function S L → C is used to denote the link speed assignment step, where C is the set of possible clock speeds for the links.
The link energy optimization problem for NoC-based systems can be defined as follows:
where C L is the average switching capacitance of the links. f i and P leakage i are the clock speed and the leakage power of a link i . For a link i with W i = 0, P leakage i is 0, because an inactive link can be turned off. i is the end time of i . The energy consumption can be estimated more accurately with the high-level power model of the on-chip network 17 or the cycle-accurate on-chip network simulator.
energy is considered to concentrate on the network assignment problem, assuming the homogeneous PEs. Figure 3 presents the design flow for NoC-based systems, which consists of five optimization steps. Given a task graph and NoC architecture, the design flow generates an optimized NoC system design. If the NoC architecture (network topology) is not provided, it should be preestablished additionally by the topology selection step. When a predefined routing algorithm is used, the routing path allocation step is not applied. If the target NoC-based system does not provide a variable speed communication link, the link speed assignment step is also excluded. Three genetic algorithms (GAs) are used to explore the design space efficiently. These are a GA-based task assignment algorithm (GA-TA), GA-based tile mapping algorithm (GA-TM), and GA-based routing path allocation algorithm (GA-RPA). These algorithms organize nested iteration loops. For example, for each solution at GA-TM, routing path allocation, task scheduling and link speed assignment steps are performed to evaluate the fitness value. The GAbased topology selection algorithm (GA-TS) is used if there is no given network topology architecture.
ENERGY-EFFICIENT NoC-BASED SYSTEM DESIGN
The genetic algorithm is chosen due to following two reasons. Unfortunately, the communication optimization problem has a very large solution space, as the search space increases factorially with the number of tiles in an NoC-based system. 11 Even for 16 tiles, there is 16 numbers of tile mappings. Moreover, since all the design steps are closely related to the link speed assignment step, it is unlikely that good speed assignment will be found by optimizing each step independently. In other words, the total complexity of the design problem is the product of the complexity of each design step instead of the sum of each step.
Genetic algorithms imitate the principles of natural evolution to solve search and optimization problems, and are a promising technique for system-level design with a large solution space. GA is particularly suitable for multipleobjective optimization.
19 Figure 4 presents the typical structure of a genetic algorithm. Starting with an initial population, a genetic algorithm evolves a population using the crossover and mutation operations. In the right part of Figure 4 , various design factors which affect the performance of GA, are presented. These factors need to be selected carefully. Table I presents the summary of GA operations used for the link energy optimization problem.
GA-Based Task Assignment
The more tasks that are assigned to a PE, the larger its area becomes, because it requires more memory or gates. Since each tile has the same size, the area constraint may be expressed as A r i ≤ , where A r i means the area of a PE r i under the task assignment function . If there is an edge e between two tasks assigned to the same PE, its value w e is changed to 0. This task assignment step Figure 5 (a), the task 1 is mapped to r 8 in the individual p 1 . The crossover operation is the two-point crossover, which is widely used in GAs. The parent individuals p 1 and p 2 are divided at the same two points and the child individual c 1 is generated from the first part of p 1 , the second part of p 2 , and the third part of p 1 . The mutation operation changes the values of randomly selected genes into new values, which makes up a new individual.
GA-Based Tile Mapping
A tile mapping solution is encoded as an array of integers. For example, in Figure 5 (b), the PE r 1 is mapped to t 8 in the individual p 1 . In order to achieve GA-based tile mapping, care must be taken in designing the crossover operation. If a two-point crossover is used for tile mapping, illegal solutions would be obtained, because different PEs may be allocated into the same tile. Therefore, the cycle crossover is used, 20 which is appropriate when the encoding represents a sequence. Figures 5(b)-(d) demonstrate the method of making child individuals using the cycle crossover. In the mutation operation, two randomly selected genes are exchanged to make a new individual.
For each individual, in order to evaluate fitness value, routing path allocation, task scheduling, and link speed assignment steps are performed. In order to reduce the computation time, whether one individual is topologically identical to another individual is verified, and the After tile mapping, the set of communication loads, CL, are composed. For each edge e i j for which w e i j > 0, a communication load is made, consisting of three properties: src = i , dst = j , and data = w e i j .
GA-Based Routing Path Allocation
In order to transfer the information between tiles, NoCbased systems require a method of routing data packets through the network. There have been several routing algorithms proposed in the past. In general, these algorithms can be divided into static routing and adaptive routing, based on when the routing path is decided. While routing paths are determined at design time in static routing, they change depending on the network status at run time in adaptive routing. In this paper, only the static and minimal path routing algorithm is considered, because it is more suitable for on-chip networks, and generates less communication traffic than the non-minimal routing paths. The most popular static and minimal path routing algorithm is the XY routing algorithm.
In routing path allocation, it is assumed that the source tile transmits the data packet with routing information represented by the sequence of tile identifiers. The intermediate routers between the source tile and destination tile determine the forward direction from the first integer of the routing information and forward the remaining routing information. In the regular 2-D Mesh topology such as Figure 1(a) , the routing path allocation step determines n directions, where the Manhattan distance between two tiles is n.
The individuals in the GA-based routing path are represented by one-dimensional arrays of integers. Each array represents the routing path for a communication load ∈ CL. For example, Figure 6 presents two different routing paths for communication load where src = t 1 and dst = t 16 . The routing paths p 1 and p 2 can be represented as follows:
Care should be taken in generating a routing path solution, because it is illegal if no communication link exists between two tiles, which are adjacent in the routing path solution for the given network topology. Therefore, routing path allocation requires a special crossover operation. As presented in Figure 7 (a), if a one-point crossover is used for path routing, illegal solutions may be obtained, because the communication links 2→9 and 5→3 are not provided in the network topology. The crossover operation should guarantee that it generates only legal solutions, while passing on properties from parent individuals to child individuals. In order to satisfy these requirements, a special crossover is invented, called the coordinate crossover, for path routing. Figure 7 (b) presents the coordinate crossover operation. First, the same tile identifiers are located from two parent individuals (meeting points). Two different routing paths represented by the parents meet at the meeting point. For example, in Figure 6 , two For the mutation operation, the routing path between two randomly selected tiles is changed. Using these specially designed crossover and mutation operations, only the legal solution space is explored. For regular tile-based mesh topology, the simpler GA encoding, crossover and mutation operations can be used, as presented in Ref. [22] .
Task Scheduling
For task scheduling, a list scheduling algorithm is adopted, which uses the mobility of each task to determine its priority. The mobility of a task is defined as the difference between the ASAP start time and the ALAP end time. In order to obtain these times, the communication delay of an edge must be known.
Marcon et al. 12 used the communication dependence and computation graph (CDCG), in order to calculate the communication delay of an edge. Using CDCG, the packet delay, the routing delay, and the contention delay of each communication load was estimated. Contention delay may occur when more than one communication load shares the same communication link.
In the proposed scheme, the communication dependency can be identified from the task graph. For two edges e i j and e n m , if a path exists from j to n in the task graph, the edge e n m has a dependency on the edge e i j . When two independent communication edges e i j and e n m share the same communication link k , the contention delay can be generated, thus it can be said that e n m is a candidate conflicting edge of e i j for k e i j k ↔ e n m . However, the contention delay is generated only when two communication edges e i j and e n m use link k simultaneously. In this case, it can be said that e n m is a conflicting edge of e i j e i j k ⇔ e n m . It is assumed that the target NoC architecture uses the wormhole switching algorithm, where a message between tiles is transferred in the unit of flit. Prior to estimating the communication delay of an edge e i j , two primitive factors, r and l e i j should be estimated. r is the time required for taking a routing decision inside a router. l e i j is the maximum time required to transmit a flit through a link. If there is an edge conflicting with e i j , the contention delay should be considered. However, it is very complex to calculate the exact value of contention delay, because it depends on various factors such as switching algorithm, virtual channel, and communication start time. If the exact communication start time for the wormhole switching without virtual channel is known, the contention delay can be estimated, as presented in Figure 8 . If message C arrives at the shared link k , it should wait until messages A and B release the shared resource k because the messages arrived at k before C. Therefore, the contention delay of e i j can be represented as follows: where r e c k is the time when the message e c releases the link k and a e i j k is the time when the message e i j arrives at link k . However, the arrival time of a message can be changed depending on the corresponding task's execution time. That is, contention delay is determined by the task's execution time. Unfortunately, since the task's execution time cannot be known at design time, all candidate conflicting edges are considered for calculating communication delay: 
Link Speed Assignment
For link speed assignment, a similar idea as the voltage and clock speed selection algorithm proposed by Schmitz and Al-Hashimi 23 can be used. The algorithm first estimates the slack time of each task considering the deadline and precedence constraint. It then calculates E i for a task i which has slack time. E i is the energy gain when the time slot for i is increased by t (with a lower clock speed). After increasing the time slot for task i with the largest E i , by a time increment t, the same sequence of steps are repeated until there is no task containing slack time.
While this algorithm determines the operating speed of each task assigned on the DVS-enabled PE, the proposed link speed assignment algorithm determines an operating speed for each link, which does not change dynamically at run time. In order to estimate the slack time for each link, the edges whose communication loads share that link need to be considered. The slack time of a link is the minimum value among the slack times of the edges, i.e., i = min i ∈ e j e j , where i and e j are the slack times of i and e j , respectively.
GA-Based Topology Selection
For a more energy-efficient NoC-based system, it is better to use application-specific NoC topology, 13 24 where the communication links and switches can be optimized based on the communication pattern of the target application. The GA-based topology selection (GA-TS) algorithm is used to explore all possible NoC topologies while existing work attempts to find an efficient algorithm among predefined network topologies in an NoC library. Figure 9 (a) presents an application-specific NoC topology. The 1 × 2 switch (one input link and two output links) is used for switch sw 2 , instead of the 2 × 2 switch. For the topology presented in Figure 9 (a), the connection between switches can be encoded with a 2-D array of binary numbers, as presented in Figure 9 (b). The value at the coordinate (i, j means whether there is a link from sw i to sw j . For example, since there is a link from sw 2 to sw 3 , the entry in (2, 3) is 1. Different NoC topologies require different hardware costs. For example, the NoC topology presented in Figure 9 requires one 2 × 0 switch (sw 1 , one 2 × 2 switch (sw 3 ), and two 1 × 2 switches (sw 2 and sw 4 ). Comparing with the mesh NoC architecture, which requires four 2 × 2 switches, the NoC architecture presented in Figure 9 is more efficient in terms of energy and area cost.
When the NoC topology is determined by taking advantage of application-specific communication patterns, the GA operations discussed in Table I should be used with some modification. Unlike the mesh NoC architecture, there can be no possible routing path for a communication load in some tile mapping solutions. For example, if the tile mapping of Figure 2 (c) is used for the network topology of Figure 9 , there is no routing path for the communication from task 2 to tasks 3 and 4 .
In this case, tile mapping should be changed using the mutation operation, such that it may have one or more possible paths for all communication loads. For example, if a link is inserted from sw 1 to sw 2 into the network topology of Figure 9 , a routing path for the communication from the task 2 to tasks 3 and 4 can be found. For the crossover operation of GA-TS, the 2-D geographic crossover algorithm 21 is used. In this crossover operation, two parent solutions are separated into several pieces in the same manner. Then, child solutions are generated by mixing the pieces, as presented in Figure 10 .
EXPERIMENTAL RESULTS
The efficiency of each optimization technique at the task assignment, tile mapping, routing path allocation, and link speed assignment steps, were estimated. For the experiments, random task graphs g 1 to g 16 were generated. Figure 11 presents the energy consumptions of the communication links under various optimization configurations.
† The results were normalized against the energy consumption obtained by a design technique using random task assignment, random tile mapping, XY-routing, and no link speed scaling.
The first bar for each task graph represents the result when the link speed scaling technique is applied (opt LS . The second bar represents the result when the GA-RPA algorithm is used for routing path allocation, as well as link speed scaling (opt LS+R . The third bar presents the result when the GA-TM algorithm for tile mapping is also applied (opt LS+R+TM . The fourth bar presents the energy efficiency when all optimization algorithms are used (opt LS+R+TM+TA . The energy consumption is reduced by 8%, 17%, 27%, and 43% on average by the opt LS , opt LS+R , opt LS+R+TM , and opt LS+R+TM+TA techniques, respectively. These reduction ratios are dependent on the characteristics of the task graph (e.g., slack time and communication load) and the performance of random configurations. For example, link speed scaling (opt LS presented small energy reductions because the random task assignment, the random tile mapping and the XY-routing generated little slack time. From these results, it can be known that all design steps have considerable effect on communication energy, and it is necessary to optimize the energy consumption at all design steps. (The task scheduling step is not compared against other techniques because list scheduling is universally popular.)
The proposed GA-based NoC-based system design technique is also compared with previous techniques. ‡ † The real energy consumptions of communication links were not estimated. Instead, it is assumed that the energy consumption is proportional to the communication traffic and the square of communication speed.
‡ The proposed algorithm is not compared with the on-line techniques which adjust the link speed at run time since the energy performance is dependent on the run-time traffic pattern. If the communication traffic varies significantly at run time, the on-line scheme will show better results. But, the on-line scheme does not guarantee the real time constraint. Hu and Marculescu proposed a tile mapping technique that used a branch-and-bound (B&B) algorithm and a routing path allocation algorithm to balance the communication workload across the links. 11 Their algorithm is expanded by integrating it with the proposed task assignment, task scheduling, and link speed assignment algorithms. The integrated algorithm is denoted as BB in this paper.
The B&B algorithm finds optimal solution by walking through the search tree. The algorithm consists of two steps, branch and bound. Starting from the totally unmapped solution (root node), the branch step generates a new partially mapped solution (internal node) by mapping one unmapped PE of the previous partially mapped solution until all PEs are mapped (leaf node). In order to reduce the search space, the bound step determines whether to branch further from an internal node. The bound step compares UBC, the best cost of leaf nodes generated until the current time, and LBC, the lower bound cost of the leaf nodes to be generated from the current internal node. If UBC < LBC, the branch step stops to branch the internal node and generates another internal node. The technique in Ref. [11] solves the routing path allocation problem by using a heuristic algorithm. The heuristic determines the routing path between tiles mapped at each branch step during the B&B search algorithm. The heuristic attempts to balance the communication workload across the links.
In BB, the cost of a solution is estimated from the amount of traffic, which is proportional to the dynamic power consumption of the communication links. The BB algorithm is improved by assuming that a link with no communication traffic can be turned off. This technique is called BB + to distinguish it from BB. The BB + technique takes into account the leakage power in estimating the cost of a solution.
The heuristic for routing path allocation is also improved in BB + , which provides priority to the links with non-zero traffic. Using this algorithm, the number of links without traffic can be increased. ¶ Figure 12 presents the improved heuristic for routing path allocation. First, the list of communication load (CL) is sorted by the number of possible routing paths of . Then, a routing path of each is allocated beginning from the with the smallest number of possible routing paths. The function choose_link selects one link between the x-directional output-link and the y-directional output-link considers the traffic of links. The functions get_xlink(cur_tile, tar_tile) and get_ylink(cur_tile, tar_tile) return the x-directional link and the y-directional link among the output-links of cur_tile, respectively. The routing path algorithm of BB is identical to Figure 12 except for lines 16 and 17. In Ref. [11] , it is demonstrated that the proposed algorithm can find an optimal solution within a short period of time. However, if task scheduling and link speed ¶ In routing path allocation, the total bandwidth of a link should be considered. This is related to the buffer size of a link. However, in this paper, we assume that there is sufficient buffer capacity and there is no constraint on bandwidth. assignment are considered, BB and BB + cannot find an optimal solution because the exact cost of an internal node cannot be estimated before task scheduling and link speed assignment. Figure 13 presents experimental results that compare the GA-based algorithm with BB and BB + . In order to only compare the network assignment step, all algorithms were executed with the same predetermined task assignment. The results were normalized against the energy consumption of the random tile mapping and XY-routing technique. As seen from the results, BB reduces the energy consumption by 16% on average, but sometimes generates worse results than random mapping (e.g., the task graph g 15 ). This is because BB does not consider leakage power or link speed assignment. The BB + technique and the GAbased technique reduced energy consumption by 22% and 39% on average, compared with the random mapping and XY-routing technique. The GA-based technique reduced energy consumption by 28% on average, compared with the BB technique.
The task graph of the real application (a multimedia system with an H.263 encoder/decoder and an MP3 encoder/decoder) introduced previously is also used in the experiment. 11 Since each task is assigned to a processing element in the task graph, only the tile mapping and routing path allocation steps are evaluated. The GA-based algorithm reduced energy consumption by 35% compared with the random tile mapping and XY-routing technique. Table II presents the features of the task graphs and the execution times of the opt LS+R+TM algorithm running on a Pentium-III 500 MHz Linux machine. The execution time of the genetic algorithm depends on various design factors, such as the population size, mutation probability, and termination condition. The population sizes are initialized as T 2 /2 and T in GA-TM and GA-RPA, respectively. In the experiments, the number of tiles, T , was 9 3 × 3 or 16 4 × 4 . From Table II , it can be seen that the GA-based algorithm takes a long period of time when a task graph has a large number of edges, i.e., there are many communication loads. Exceptions such as the task graphs g 3 and g 14 are due to the nature of the link speed assignment algorithm. The link speed assignment algorithm iterates, increasing the delay time of a link by t until there is no slack time. Therefore, it takes longer as a task graph has long slack times. The speed of the algorithm can be improved, with a fast link speed assignment module. The BB and BB + performed well when T = 9, but become very slow when T = 16. Without special speedup techniques, BB takes over 1 hour for the graph g 2 when T = 16. However, the GA-based algorithm takes under a minute, even for reasonably complex task graphs, this makes it acceptable for a design methodology.
CONCLUSION
In this paper, an energy-efficient algorithm to optimize the communication energy consumption in NoC-based systems with voltage scalable links is proposed. The proposed algorithm optimizes communication energy at the various design steps, i.e., topology selection, task assignment, tile mapping, routing path allocation, and link speed assignment. Genetic algorithms are used to explore the large design space of energy-efficient NoC-based systems effectively. The algorithm reduces the energy consumption of on-chip network by an average of 39%, compared with an algorithm which uses random tile mapping and XY-routing. This paper can be extended in several directions. Due to the asynchronous communication protocol, the worstcase communication delay was estimated pessimistically. However, in identifying the exact conflicting relationship between communication edges, a tighter bound on the communication delay could be obtained. Another issue is the buffer size of each router. Since the required buffer size changes depending on the tile mapping and routing path allocation, it is required to design NoC-based systems under a buffer size constraint.
